



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/392,034	09/08/1999	FERNANDO GONZALEZ	2269-6981.2US (96-0723.0)	9481
63162 7590 02/20/2009 TRASK BRITT, P.C./ MICRON TECHNOLOGY P.O. BOX 2550 SALT LAKE CITY, UT 84110			EXAMINER MAI, ANH D	
			ART UNIT 2814	PAPER NUMBER
			NOTIFICATION DATE 02/20/2009	DELIVERY MODE ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

USPTOMail@traskbritt.com

Office Action Summary	Application No. 09/392,034	Applicant(s) GONZALEZ ET AL.	
	Examiner Anh D. Mai	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 14 November 2008.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3-22,24-27,31-40,42 and 43 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3-22,24-27,31-40,42 and 43 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

Art Unit: 2814

DETAILED ACTION

Status of the Claims

1. Amendment filed November 14, 2008 is acknowledged. Claims 1, 7, 8, 14, 17, 18, 20, 24-26, 31, 34, 38, 42 and 43 have been amended. Claims 1, 3-22, 24-27, 31-40, 42 and 43 are pending.

Action on merits of claims 1, 3-22, 24-27, 31-40, 42 and 43 follows.

Specification

2. The amendment filed November 14, 2008 is objected to under 35 U.S.C. 132(a) because it *introduces new matter into the disclosure*. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows:

Page 15 beginning at line 11: "FIG. 8A illustrates Current leakage by head 54. **For example, etching may be performed using an etch recipe that etches the reduced island 52 faster than the isolation structure 48 by a ratio in a range of from about 1:1 to about 2:1 or more specially, by a ratio of about 1.3:1 to about 1.7:1**".

Applicant is required to cancel the new matter in the reply to this Office Action.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 14-17 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not

Art Unit: 2814

described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

With respect to claim 14, there does not appear to be a written description of the claim limitation “*removing **the first silicon dioxide layer** and silicon nitride layer and portions of the oxide layer underlying the first silicon dioxide layer such that the conformal second silicon dioxide layer fills each isolation trench and extends away from each isolation trench upon remaining portions of the oxide layer*” (emphasis added) in the application as filed.

Note that in this claim, the “**first silicon dioxide layer**” is the oxide layer that forms the “spacers” (28), without these spacers, **there is no nail shaped structure**. Thus, contrary to the invention. (See Fig. 8A).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1, 3-9, 11, 12, 14-22, 24-26, 31-40, 42 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor (U.S. Patent No. 6,097,072) in view of Poon et al. (US Patent No. 5,387,540) all of record.

Art Unit: 2814

With respect to claim 1, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming a first dielectric layer (344) upon an oxide layer (340) over a semiconductor substrate (120);

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer (340);

forming a second dielectric layer (352) over the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer (340);

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at peripheral edges of the plurality of exposed areas of the oxide layer in contact with lateral edges of the first dielectric layer (344);

removing a portion of material from the plurality of areas of the oxide layer at locations between adjacent portions of the plurality of spacers (356) to form a plurality of isolation trenches (360) extending into the semiconductor substrate (120);

depositing a conformal layer (364) in each isolation trench, the conformal layer extending over remaining portions of the oxide layer in contact with a corresponding pair of the spacers (356), wherein the depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal layer (364);

removing portions of the conformal layer (364) overlying the remaining portions of the oxide layer (340) by planarizing the conformal layer (364) at least to the first

Art Unit: 2814

dielectric layer (344) and each spacer (356) such that an upper surface for each isolation trench (376) is co-planar to the other upper surfaces, the conformal layer (364) comprises a material that is electrically insulative and extends continuously between and within the plurality of isolation trenches (360); and removing the first dielectric layer (344) and portion of the oxide layer (340) underlying the first dielectric layer (344) such that the conformal layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer. (See Figs. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of *forming a liner upon the sidewall of each isolation trench; and implanting ions in the isolation trenches in a direction substantially orthogonal to a plane of the oxide layer.*

However, Poon teaches a method of forming a microelectronic structure including forming a liner (28) upon the sidewall of each isolation trench (22) to remove damage caused by the trench-etch and implanting ions in the plurality of isolation trenches in a direction substantially orthogonal to a plane of the oxide layer (14) to form a channel stop region (30). (See Fig. 4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to form the liner upon the sidewall of each isolation trench of Omid-Zohoor '072 as taught by Poon to remove the damage caused by the trench-etch and implanting ions to form a channel stop region.

Art Unit: 2814

With respect to claim 3, in view of Poon, forming the liner (28) upon the sidewall of each isolation trench includes thermally grown oxide on the semiconductor substrate (12).

With respect to claim 4, in view of Poon, the forming the liner upon the sidewall of the isolation trench comprises depositing a composition of matter. (See Fig. 11).

With respect to claim 5, in view of Poon, implanting ions in the plurality of isolation trenches (22) in a direction substantially orthogonal to a plane of the oxide layer (14) comprises forming a doped region (30) below the termination of each of the plurality of the isolation trenches (22) within the semiconductor substrate. (See Fig. 4).

With respect to claim 6, the removing portions of the conformal layer (364) overlying the remaining portions of the oxide layer (340) of Omid-Zohoor comprises removing portions of the conformal layer (364) overlying the remaining portions of the oxide layer (340) by CMP. (See Fig. 3M, col. 4, ll. 47-62).

With respect to claim 7, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming a first dielectric layer (344) upon an oxide layer (340) over a semiconductor substrate (120);

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer (340);

forming a second dielectric layer (352) over the first dielectric layer (344) in contact with the plurality of exposed areas of the oxide layer (340);

Art Unit: 2814

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at peripheral edges of the plurality of exposed areas of the oxide layer (340) in contact with lateral edges of the first dielectric layer (344);

removing a portion material from the plurality of areas of the oxide layer at locations between adjacent portion of the plurality of spacers to form a plurality of isolation trenches (360) extending into the semiconductor substrate (120);

depositing a conformal layer (364) filling each the isolation trench (360), the conformal layer extending over the remaining portions of the oxide layer (340) in contact with the corresponding pair of the spacers (356), wherein the depositing is carried out to the extent of filling each of the isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal layer (364);

removing portions of the conformal layer that overlie the remaining portions of the oxide layer by planarizing the conformal layer (364) to form an upper surface for each of the isolation trench (360) that is co-planar to the other upper surfaces; and

removing the first dielectric layer (344) and portion of the oxide layer (340) underlying the first dielectric layer (344) such that the conformal layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer;

wherein:

Art Unit: 2814

the conformal layer (364) comprises a material that is electrically insulative and extends continuously between and within the plurality of isolation trenches (360);

the conformal layer (364) and the spacers (356) form the upper surface for each isolation trench, each upper surface being formed from the conformal layer (364) and the spacer (356) and being situated above the oxide layer (340); and the first dielectric layer (344) is in contact with at least a pair of the spacers (356) and the oxide layer (340). (See Figs. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of *rounding the top edge of each of the isolation trenches; and implanting ions in the isolation trenches in a direction substantially orthogonal to a plane of the oxide layer.*

However, Poon teaches a method of forming a microelectronic structure including forming a liner (28) upon the sidewall (24) of each isolation trench (22) to remove damage caused by the trench-etch and implanting ions in the plurality of isolation trenches in a direction substantially orthogonal to a plane of the oxide layer (14) to form a channel stop region (30). (See Fig. 4).

Note that, the forming of the liner (28) by thermal oxidation of the substrate inherently rounding the top edges of the isolation trenches. This is well known in the art. See Wolf et al. of record.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to rounding the top edge of each of the isolation trenches of Omid-Zohoor

Art Unit: 2814

'072 by forming the liner upon the sidewall of each isolation trench as taught by Poon to remove the damage caused by the trench-etch and implanting ions to form the channel stop region.

With respect to claim 8, the method of Omid-Zohoor '072 further includes forming a gate oxide layer (380) upon the semiconductor substrate (120). (See Fig. 3P).

With respect to claim 9, removing portions of the conformal layer (340) of Omid-Zohoor '072 comprises etching the material using an etch that etches the conformal layer (340) faster than the first dielectric layer (344). This is evident by the etch of Omid-Zohoor '072 or Poon '540 formed a planar surface, which meets the range of 1:1.

Note that the specification contains no disclosure of either the *critical nature of the claimed etch rate of the conformal layer (oxide) as compared to that of the first dielectric layer (nitride)* of any unexpected results arising therefrom. Where patentability is aid to base upon particular chosen etch rate or upon another variable recited in a claim, the Applicant must show that the chosen etch rate are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Moreover, it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges **involves only routine skill in the art**. *In re Aller*, 105 USPQ 223.

With respect to claim 11, removing portions of the conformal layer (364) overlying the remaining portions of oxide layer (340) of Omid-Zohoor '072 includes:

Art Unit: 2814

chemical mechanical planarization, CMP, wherein the conformal layer (364), the spacers (356), and the first dielectric layer (344) form a planar first upper surface; and etching to form a second upper surface situated above the oxide layer (340). (Fig. 3M).

With respect to claim 12, the etching to form a second upper surface of Omid-Zohoor '072 includes etching using an etch recipe that etches the conformal layer (364) faster than the first dielectric layer (344) to form a planar surface situated above the oxide layer (340) by a ratio in a range of from about 1:1 to about 2:1. (See Fig. 3M). This is evident by the etch of Omid-Zohoor '072 or Park '858 formed a planar surface, which meets the range of 1:1.

Note that the specification contains no disclosure of either the *critical nature of the claimed etch rate of the conformal layer (oxide) as compared to that of the first dielectric layer (nitride)* of any unexpected results arising therefrom. Where patentability is aid to base upon particular chosen etch rate or upon another variable recited in a claim, the Applicant must show that the chosen etch rate are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

More over, it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges **involves only routine skill in the art**. *In re Aller*, 105 USPQ 223.

Art Unit: 2814

With respect to claim **14**, as best understood by Examiner, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer (340) upon a semiconductor substrate (120);

forming a silicon nitride layer (344) upon the oxide layer (340);

selectively removing the silicon nitride layer (344) to expose a plurality areas of the oxide layer (340);

forming a first silicon dioxide layer (352) over the silicon nitride layer (344), and in contact with the plurality of exposed areas of the oxide layer (340);

selectively removing the first silicon dioxide layer (352) to form a plurality of spacers (356) at the peripheral edges of the plurality of exposed areas of the oxide layer in contact with the lateral edges of the silicon nitride layer (344);

removing a portion material from the plurality of areas at locations between adjacent portions of the plurality of spacers to form a plurality of isolation trenches (360) into the semiconductor substrate (120);

forming a corresponding electrically active region below the termination of each isolation trench (360) within the semiconductor substrate;

depositing a conformal second silicon dioxide layer (364) filling each isolation trench (360), the conformal second silicon dioxide layer within each isolation trench and extending over remaining portions of the oxide layer (340) in contact with a corresponding pair of the spacers (356), and the depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and the

Art Unit: 2814

silicon nitride layer (344) so as to define an upper surface contour of the conformal second silicon dioxide layer (364);

removing portions of the conformal second silicon dioxide layer (364) by planarizing the conformal second silicon dioxide layer (364) and the spacers (356) to form an upper surface for each isolation trench that is co-planar to the other upper surfaces, wherein an electrically insulative material extends continuously between and within the plurality of isolation trenches; and

removing the first silicon dioxide layer (352) and silicon nitride layer (344) and portion of the oxide layer (340) underlying the first silicon dioxide layer (352) such that the conformal second silicon dioxide layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer (340). (See Figs. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of forming *a liner upon the sidewall of each isolation trench; and implanting ions in the isolation trenches in a direction substantially orthogonal to a plane of the oxide layer.*

The same reasoning as discussed in claim 1 or 7 above also applies here.

With respect to claim 15, in view of Poon, forming the liner (28) upon the sidewall of each isolation trench includes thermally grown oxide (28) upon the sidewall (24) of the semiconductor substrate (12).

Art Unit: 2814

With respect to claim 16, in view of Poon, forming a liner upon the sidewall (24) of each isolation trench comprises forming a liner (50) composed of silicon nitride. (See Fig. 11).

With respect to claim 17, the process of Omid-Zohoor '072 further includes forming a gate oxide layer (380) upon the semiconductor substrate (120). (See Fig. 3P).

With respect to claim **18**, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer upon a semiconductor substrate (120);

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a first dielectric layer (344) upon the polysilicon layer;

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer;

forming a second dielectric layer (352) conformally over the polysilicon layer the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at the peripheral edges of the plurality of exposed areas of the oxide layer, in contact with lateral edges of the first dielectric layer (344);

removing a portion of material from the plurality of areas of the oxide layer at locations between adjacent portions of the plurality of spacers (356) to form a plurality of isolation trenches (360) extending into and terminating within the semiconductor substrate (120);

Art Unit: 2814

depositing a conformal third layer (364) filling each isolation trench (360), the conformal third layer extending over remaining portion of the oxide layer in contact with a corresponding pair of the spacers (356), wherein depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal third layer (364);

removing portions of the conformal third layer (364) by planarizing the conformal third layer (364) to form an upper surface for each isolation trench that is co-planar to the other upper surface; and

removing the first dielectric layer (344), polysilicon layer and portion of the oxide layer underlying the first dielectric layer (344) such that the conformal third layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer;

wherein a material that is electrically insulative extends continuously between and within the plurality of isolation trenches; and wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the conformal third layer (364), and the plurality of isolation trench. (See Figs. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of *removing the polysilicon layer to expose plurality of areas of the oxide layer; rounding the top edge of each of the isolation trenches; and implanting ions in the isolation trenches in a direction substantially orthogonal to a plane of the oxide layer.*

Art Unit: 2814

Regarding the removing of polysilicon layer to expose the oxide layer, although Omid-Zohoor '072 does not explicitly disclose removing the polysilicon layer to expose the oxide layer.

However, Omid-Zohoor clearly teaches that a thin thermally-grown silicon oxide and a buffer polysilicon layer may be used for the pad oxide 340. (See col. 4, lines 14-16). Also, Omid-Zohoor clearly intended for the spacers (356) to be formed on the thermally-grown oxide layer (34). (See Figs. 3E-H).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to remove the first dielectric layer (344) and the polysilicon layer to expose the oxide layer as shown in Fig. 3E, without departing from the scope of Omid-Zohoor's invention, to form an T-shape isolation.

Regarding the limitations rounding the top edge of each of the isolation trenches; and implanting ions in the isolation trenches, the same reasoning as discussed in claim 1 or 7 above also applies here.

With respect to claim 19, removing portions of the conformal third layer (364) of Omid-Zohoor '072 includes removing portions of the conformal layer (364) by CMP.

With respect to claim 20, in view of Poon, the implanting comprises forming a doped region (30) below the termination of each isolation trenches within the semiconductor substrate.

With respect to claim 21, in view of Poon, the rounding the top edges of each of the isolation trenches comprises forming a liner (28) upon the sidewall (24) of the isolation trench (22), the liner (28) being confined preferentially within each isolation trench (22) and extending

Art Unit: 2814

from an interface thereof with the oxide layer (14) to the termination of the isolation trench (22) within the semiconductor substrate (12), and wherein the conformal third layer is composed of electrically insulative material.

With respect to claim 22, in view of Poon, the forming liner upon the sidewall (24) of each isolation trench (22) of Poon includes forming a thermally grown oxide (28) upon the sidewall (24) of the semiconductor substrate.

With respect to claim **24**, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer upon a semiconductor substrate (120);

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a first dielectric layer (344) upon the polysilicon layer;

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer;

forming a second dielectric layer (352) over the polysilicon layer, the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at the peripheral edges of the plurality of exposed areas of the oxide layer, in contact with the lateral edges of the first dielectric layer (344);

removing a plurality of material from the plurality of exposed areas of the oxide layer at locations between adjacent portions of the plurality of spacers to form a plurality of

Art Unit: 2814

isolation trenches (360) extending into and terminating within the semiconductor substrate (120);

depositing a conformal third layer (364) filling each isolation trench (360), the conformal third layer extending over the remaining portions of the oxide layer in contact with a corresponding pair of the spacers (356), wherein the depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal third layer (364);

removing portions of the conformal layer (364) by planarizing the conformal third layer (364) to form an upper surface for each isolation trench that is co-planar to the other upper surface;

removing the first dielectric layer (344), polysilicon layer and portion of the oxide layer underlying the first dielectric layer (344) such that the conformal third layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer,

wherein the conformal third layer (364) is an electrically insulative extends continuously between and within the plurality of isolation trenches;

wherein the upper surface of each isolation trench is formed from the conformal third layer (364), the spacers (356), and the first dielectric layer (344); and

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the conformal third layer (364), and the plurality of isolation trench. (See Figs. 3A-O).

Art Unit: 2814

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of explicitly *disclosing removing the polysilicon layer to expose plurality of areas of the oxide layer; and implanting ions in the plurality of isolation trenches in a direction substantially orthogonal to a plane of the oxide layer.*

The same reasoning as discussed in claim 18 also applies here.

With respect to claim **25**, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming an oxide layer upon a semiconductor substrate (120);

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a first dielectric layer (344) upon the polysilicon layer;

selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer;

forming a second dielectric layer (352) over the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer;

selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at peripheral edges of the plurality of exposed areas of the oxide layer in contact with the lateral edges of the first dielectric layer (344);

removing a portion of material from the plurality of exposed areas of the oxide layer at locations between adjacent portions of the plurality of spacers (356) to form a plurality of isolation trenches (360) extending into and terminating within the semiconductor substrate (120);

Art Unit: 2814

depositing a conformal third layer (364) filling each isolation trench (360), the conformal third layer extending over the remaining portions of the oxide layer in contact with a corresponding pair of the spacers (356), wherein the depositing is carried out to the extend of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal third layer (364);

removing portions of the conformal third layer (364) overlying the remaining portions of the oxide layer by planarizing the conformal third layer (364) to form an upper surface for each isolation trench that is co-planar to the other upper surface;

exposing the oxide layer (340) upon a portion of the surface of the semiconductor substrate (120);

forming a gate oxide layer (380) upon the portion of the surface of the semiconductor substrate (120);

forming between the plurality of isolation trenches, and confined in the space therebetween, a layer composed of polysilicon upon the oxide layer in contact with the pair of the spacers (356);

selectively removing the conformal third layer (364), the spacers (356) and the layer composed of polysilicon to form a portion of at least one of the upper surfaces; and

removing the first dielectric layer (344), polysilicon layer and portion of the oxide layer underlying the first dielectric layer (344) such that the conformal layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer;

Art Unit: 2814

wherein a material that is electrically insulative (364) extends continuously between and within the plurality of isolation trenches. (See Fig. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of *removing the polysilicon layer to expose plurality of areas of the oxide layer; rounding the top edge of each of the isolation trenches; and implanting ions in the isolation trenches in a direction substantially orthogonal to a plane of the oxide layer.*

The same reasoning as discussed in claim 18 also applies here.

With respect to claim **35**, Omid-Zohoor teaches a method of forming a microelectronic structure substantially similar as claimed including:

forming a polysilicon layer upon an oxide layer overlying a semiconductor substrate
(120); (col. 4, ll.14-16);

forming a first layer (344) upon the polysilicon layer;

selectively removing the first layer (344) to expose a plurality of areas of the oxide layer;

forming a plurality of isolation trenches (360) through the exposed oxide layer at the
plurality of areas;

wherein an electrically insulative material (364) extends continuously between and within
the plurality of isolation trenches, each isolation trench (360):

having a spacer (356) composed of a dielectric material upon the oxide layer
(340) in contact with the first layer (344) and the polysilicon layer;

Art Unit: 2814

extending from an opening thereto at the top surface of the semiconductor substrate and below the oxide layer into and terminating within the semiconductor substrate adjacent to and below the spacer;

having a second layer (364) filling the isolation trench (360) and extending above the oxide layer in contact with the spacer (356), wherein the filling is performed by depositing the second layer, and depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the first layer (344) so as to define an upper surface contour of the second layer; and

having a planar upper surface formed from the second layer (364) and the spacer (356) and being situated above the oxide layer, wherein the planar upper surface is formed by substantially simultaneously subjecting the entire upper surface contour of the second layer to planarizing process; and

removing the first layer (344), polysilicon layer and portion of the oxide layer underlying the first dielectric layer (344) such that the conformal layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer;

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the second layer (364), and the plurality of isolation trenches (360). (See Figs. 3A-O).

Art Unit: 2814

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of explicitly *disclosing removing the first layer and the polysilicon layer to expose plurality of areas of the oxide layer; and implanting ions in the plurality of isolation trenches.*

The same reasoning as discussed in claim 18 or 24 also applies here.

With respect to claim **38**, Omid-Zohoor '072 teaches a method for forming a microelectronic structure substantially as claimed including:

forming a first layer (344) upon an oxide layer (340) overlying a semiconductor substrate (120);

selectively removing the first layer (344) to expose a plurality of areas of the oxide layer (340);

forming a plurality of isolation trenches (360) through the oxide layer (340) at the plurality of areas, wherein an electrically insulative material (364) extends continuously between and within the plurality of isolation trench, each isolation trench (360):

having a spacer (356) composed of dielectric material upon the oxide layer (340) in contact with the first layer (344);

extending from an opening thereto at top surface of the semiconductor substrate (120) and below the oxide layer (340) into and terminating within the semiconductor substrate adjacent to and below the spacer (356);

having a second layer (364) filling the isolation trench (360) and extending above the oxide layer (340) in contact with the spacer (356), wherein the filling is

Art Unit: 2814

performed by depositing the second layer (364), and the depositing is carried out to the extent of filling each isolation trench and extending over the spacer (356) and over the first layer (344); so as to define an upper surface contour of the second layer (364); and

having a planar upper surface formed from the second layer (364) and the spacer (356) and being situated above the oxide layer (340), wherein the planar upper surface is formed by removing portions of second layer by planarizing the entire upper surface contour of the second layer (364); and

removing the first layer (344) and portions of the oxide layer (340) underlying the first dielectric layer (344) such that the second layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer;

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the second layer (364), and the plurality of isolation trenches. (See Figs. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of explicitly *implanting ions in the plurality of isolation trenches in a direction substantially orthogonal to a plane of the oxide layer.*

The same reasoning as discussed in claim 1 also applies here

Art Unit: 2814

5. Claims 26 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 in view of Poon '540, Park et al. (US Patent No. 5,858,858) and Miyashita et al. (US Patent No. 6,069,083) all of record.

With respect to claim **26**, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

- forming an oxide layer upon a semiconductor substrate (120);
- forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);
- forming a first dielectric layer (344) upon the polysilicon layer;
- selectively removing the first dielectric layer (344) to expose a plurality of areas of the oxide layer;
- forming a second dielectric layer (352) over the polysilicon layer and the first dielectric layer (344) and in contact with the plurality of exposed areas of the oxide layer;
- selectively removing the second dielectric layer (352) to form a plurality of spacers (356) at the edges of the plurality of exposed areas of the oxide layer in contact with lateral edges of the first dielectric layer (344);
- removing material from the plurality of exposed areas of the oxide layer at locations between adjacent portions of the plurality of spacers (356) to form a plurality of isolation trenches (360) extending into and terminating within the semiconductor substrate (120);
- depositing a conformal third layer (364) filling each isolation trench (360), the conformal third layer extending over the remaining portions of the oxide layer in contact with a corresponding pair of the spacers (356), wherein the depositing is carried out to the

Art Unit: 2814

extend of filling each isolation trench (360) and extending over the spacers (356) and over the first dielectric layer (344) so as to define an upper surface contour of the conformal layer (364);

removing portions of the conformal third layer (364) overlying the remaining portions of the oxide layer by planarizing the conformal third layer (364) to form therefrom an upper surface for each isolation trench that is co-planar to the other upper surface using an etch recipe that etches the conformal third layer (364) and the spacers (356) faster than the first dielectric layer (344) by a ratio of from about 1:1 to about 2:1;

removing the first dielectric layer (344), polysilicon layer and portion of the oxide layer underlying the first dielectric layer (344) such that the conformal layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer;

wherein a material that is electrically insulative (364) extends continuously between and within the plurality of isolation trenches; and

wherein the microelectronic structure is defined at least in part by the plurality of spacers (356), the conformal third layer (364) and the plurality of isolation trenches. (See Figs. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of *removing the polysilicon layer to expose plurality of areas of the oxide layer; rounding the top edge of each of the isolation trenches; implanting ions in the isolation trenches; and heat treating the conformal layer.*

Art Unit: 2814

Regarding the limitations removing the polysilicon layer to expose plurality of areas of the oxide layer; rounding the top edge of each of the isolation trenches; and implanting ions in the isolation trenches, **the same reasoning as discussed in claim 18 above also applies here.**

Regarding the heat treating, Park teaches a method of forming a microelectronic structure the microelectronic including: after being deposited, the conformal third layer (24) is then heat treated to densify. (See col. 3, lines 46-48).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to densify the conformal third layer of Omid-Zohoor '072 by heat treating it as taught by Park to decrease the etch rate of the conformal third layer so that dishing is avoided.

Thus, in view of Park, the heat treating would have obviously fused the oxide layer (340), liner (22), spacer (356) and conformal layer (364) which have been formed on the substrate.

Regarding the etch ratio in the range from about 1:1 to about 2:1, Omid-Zohoor teaches planarizing the conformal third layer (364) by an etch using an etch recipe that etches the conformal third layer (364) and the spacers (356) faster than the first dielectric layer (344). (See Fig. 3M).

Note that, the specification contains no disclosure of either the *critical nature of the claimed etch ratio of from about 1:1 and 2:1* of any unexpected results arising therefrom. Where patentability is aid to base upon particular chosen etch ratio or upon another variable recited in a claim, the Applicant must show that the chosen etch rate are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Art Unit: 2814

Thus, Omid-Zohoor is shown to teach all the features of the claim with the exception of explicitly disclosing the etch ratio of the planarization process although the planarization of Omid-Zohoor '072 results in a planar surface, which meets the ratio of 1:1.

However, Miyashita teaches a planarization process which utilizing an etch recipe that etches the conformal third layer (6) faster than the first dielectric layer (2) by a ratio in a range from about 1 (1:1) to about 3 (3:1), which encompasses the claimed ranges from 1:1 to about 2:1. (See Fig. 4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to remove portions of the conformal third layer of Omid-Zohoor '072 using an etch recipe that etches the conformal third layer and the spacers faster than the first dielectric layer as taught by Miyashita to form a planar surface.

More over, it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges **involves only routine skill in the art**. In re Aller, 105 USPQ 223.

With respect to claim 27, in view of Miyashita, the ratio is in a range from 1:1 to 3:1, which encompasses the claimed range of 1.3:1 to 1.7:1, all of which are not critical as discussed above.

6. Claims 31-34, 42 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 in view of Poon '540 and Park '858.

Art Unit: 2814

With respect to claim **31**, Omid-Zohoor '072 teaches a method of forming a microelectronic structure substantially as claimed including:

forming a pad oxide layer upon a semiconductor substrate (120);

forming polysilicon layer upon the oxide layer; (see col. 4, ll. 14-16);

forming a silicon nitride layer (344) upon the polysilicon layer;

selectively removing the silicon nitride layer (344) to expose a plurality of areas of the pad oxide layer;

forming a first silicon dioxide layer (352) over the silicon nitride layer (344) and in contact with the exposed oxide layer at the plurality of exposed areas of the oxide layer;

selectively removing the first silicon dioxide layer (352) to form a plurality of spacers (356) at peripheral edges of the plurality of exposed areas of the oxide layer in contact with the lateral edges of the silicon nitride layer (344) and the polysilicon layer;

removing a portion of material from the plurality of exposed areas at locations between adjacent portions of the plurality of spacers (356) to form a plurality a plurality of isolation trenches (360) extending into and terminating within the semiconductor substrate (120), wherein each isolation trench of the plurality of isolation trenches is adjacent to and below a pair of the spacers (356) and is situated at a corresponding area of the plurality of areas;

depositing a conformal second layer (364) filling each isolation trench (360), the conformal second layer extending over the remaining portions of the pad oxide layer

Art Unit: 2814

in contact with a corresponding pair of the spacers (356), wherein the depositing is carried out to the extent of filling each isolation trench (360) and extending over the spacers (356) and over the silicon nitride layer (344) so as to define an upper surface contour of the conformal second layer (364);

removing a portions of the conformal second layer (364) by planarizing the conformal second layer (364) and each of the spacers (356) to form an upper surface for each isolation trench that is co-planar to the other upper surface and is situated above the pad oxide layer (340); and

removing the silicon nitride layer (344), polysilicon layer and portion of the oxide layer underlying the silicon nitride layer (344) such that the conformal second layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer;

wherein a material that is electrically insulative (364) extends continuously between and within the plurality of isolation trenches. (See Figs. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of *removing the silicon nitride layer and the polysilicon layer to expose plurality of areas of the oxide layer; forming a corresponding doped region by implanting ions in the plurality of isolation trenches; forming a liner upon the sidewall of each isolation trench; and heat treating the conformal layer.*

The same reasoning as discussed in claim 26 also applies here.

Art Unit: 2814

With respect to claim 32, in view of Park or Poon, each liner is a thermally grown oxide of the semiconductor substrate and the conformal second layer (364) is composed of an electrically insulative material.

With respect to claim 33, in view of Poon, each liner is composed of silicon nitride (50) and wherein the conformal second layer is composed of an electrically insulative material.

With respect to claim 34, the method of Omid-Zohoor further comprises:

forming a gate oxide layer (380) upon a portion of the surface of the semiconductor substrate (120);

forming between the plurality of isolation trenches (360), and confined in the space therebetween, a layer composed of polysilicon upon the gate oxide layer in contact with the pair of the spacers (356); and

selectively removing the layer composed of polysilicon to form a portion of at least one of the upper surfaces. (See Fig. 3N).

With respect to claim 42, Omid-Zohoor '072 teaches a method for forming a microelectronic structure substantially as claimed including:

forming a polysilicon layer upon an oxide layer overlying a semiconductor substrate (120); (col. 4, ll. 14-16);

forming a first layer (344) upon the polysilicon layer;

forming a first isolation structure including:

Art Unit: 2814

- a first spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344) and the polysilicon layer;
- a first isolation trench (360) extending into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and
- a second spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer, the second spacer being situated on a side of the first isolation trench opposite the side of the first spacer;

forming a second isolation structure including:

- a first spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344) and the polysilicon layer;
- a first isolation trench (360) extending from into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and
- a second spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer, the second spacer of the second isolation structure being situated on a side of the first isolation trench opposite the side of the first spacer of the second isolation structure;

forming an active area located within the semiconductor substrate (12) between the first and second isolation structures (360);

depositing a conformal second layer (364), the conformal layer filling the first and second isolation trenches and extending continuously over the remaining portions of the oxide layer in contact with the first and second spacers (356) of the respective first and second isolation structures (360), the depositing is carried out to the extent of filling each isolation trenches and extending over the spaces (356) and the first layer (344) so as to define an upper surface contour of the conformal second layer (364); planarizing portions of the upper surface contour of the conformal second layer; forming a planar upper surface from the conformal second layer (364) and the first and second spacers (356) of the respective first and second isolation structures and being situated above the oxide layer; removing the first layer (344), polysilicon layer and portions of the oxide layer underlying the first layer (344) such that the conformal second layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer; wherein the microelectronic structure is defined at least in part by the active area, the conformal second layer (364), and the first and second isolation trenches. (See Figs. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of *rounding the top edges of the isolation trenches; doping the first and second isolation trenches by implanting ions; and heat treating the conformal layer.*

The same reasoning as discussed in claim 26 also applies here.

Art Unit: 2814

With respect to claim **43**, Omid-Zohoor teaches a method for forming a microelectronic structure substantially as claimed including:

forming a first layer (344) upon an the oxide layer (340) overlying a semiconductor substrate (120);

forming a first isolation structure (360) including:

a first spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer (344);

a first isolation trench (360) extending into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and

a second spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer, the second spacer being situated on a side of the first isolation trench opposite the side of the first spacer;

forming a second isolation structure (360) including:

a first spacer (356) composed of a dielectric material upon the oxide layer in contact with the first layer (344);

a first isolation trench (360) extending into and terminating within the semiconductor substrate adjacent to and below the first spacer (356), wherein the first spacer of the second isolation structure is situated on a side of the first isolation trench, and wherein the first isolation trench has a top edge; and

Art Unit: 2814

a second spacer (356) composed of a dielectric material upon the oxide layer (340) in contact with the first layer, the second spacer of the second isolation structure being situated on a side of the first isolation trench opposite the side of the first spacer of the second isolation structure;

forming an active area located within the semiconductor substrate between the first and second isolation structures;

depositing a conformal second layer (364), comprising an electrically insulative material, to fill the first and second isolation trenches (360) and extending continuously over the remaining portions of the oxide layer (340) in contact with the first and second spacers (356) of the respective first and second isolation structures, wherein the depositing is carried out to the extent of filling each isolation trench and extending over the spaces (356) and the first layer (344) so as to define an upper surface contour of the conformal second layer (364);

planarizing the conformal second layer (364) and the first and second spacers (356) of the respective first and second isolation structures to form a planar upper surface and removing the first layer (344) and portions of the oxide layer (340) underlying the first layer (344) such that the conformal second layer (364) fills each isolation trench (360) and extends away from each isolation trench upon remaining portions of the oxide layer. (See Figs. 3A-O).

Thus, Omid-Zohoor '072 is shown to teach all the features of the claim with the exception of *forming the isolation trenches having top edges that are rounded; doping the first and second isolation trenches by implanting ions; and heat treating the conformal layer.*

The same reasoning as discussed in claim 26 also applies here.

7. Claims 9, 10, 12 and 13 are further rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 and Poon '540, as applied to claims 7 and 11 above, and further in view of Miyashita et al. (U.S. Patent No. 6,069,083) of record.

With respect to claims 9 and 10, Omid-Zohoor teaches the method as described in claim 7 above including removing portions of the conformal layer (364) that overlie the remaining portions of the oxide layer (340) by planarizing the conformal layer (364) to form the upper surface of each isolation trench that is co-planar to the other upper surfaces, wherein the removing comprises etching the material using an etch recipe that etches the conformal layer (364) faster than the first dielectric layer (344). (See Fig. 3M).

Thus, Omid-Zohoor is shown to teach all the features of the claim with the exception of explicitly utilizing a ratio in the range from about 1:1 to about 2:1 (claim 9) comprises a range of about 1.3:1 to about 1.7:1 (claim 10), although the planarization of Omid-Zohoor '072 results in a planar surface, which meets the ratio of 1:1.

Note that the specification contains no disclosure of either the *critical nature of the claimed etch ratio of from about 1:1 and 2:1 or from about 1.3:1 to 1.7:1* of any unexpected results arising therefrom. Where patentability is aid to base upon particular chosen etch ratio or

Art Unit: 2814

upon another variable recited in a claim, the Applicant must show that the chosen etch rate are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

However, Miyashita teaches planarizing the conformal layer (6) by an etch using an etch recipe that etches the conformal layer (6) faster than the first dielectric layer (2) by a ratio in a range from about 1 (1:1) to about 3 (3:1), which encompasses the claimed ranges (1:1 to 2:1 and 1.3:1 to 1.7:1). (See Fig. 4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to remove portions of the conformal third layer of Omid-Zohoor '072 using an etch recipe that etches the conformal third layer and the spacers faster than the first dielectric layer as taught by Miyashita to form a planar surface.

More over, it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges **involves only routine skill in the art**. *In re Aller*, 105 USPQ 223.

With respect to claims 12 and 13, as discussed above, in view of Miyashita, the etch that form a second upper surface comprises etching using an etch recipe that etches the conformal layer (364) faster than the first dielectric layer (344) by a ratio in the range of from about 1:1 to 3:1, which encompasses the claimed range of 1:1 to about 2:1 or 1.3:1 to about 1.7:1.

Note that the specification contains no disclosure of either the *critical nature of the claimed etch ratio of from about 1:1 and 2:1 or from about 1.3:1 to 1.7:1* of any unexpected results arising therefrom. Where patentability is aid to base upon particular chosen etch ratio or

Art Unit: 2814

upon another variable recited in a claim, the Applicant must show that the chosen etch rate are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

8. Claims 36, 37, 39 and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Omid-Zohoor '072 and Poon '540 as applied to claims 35 and 38 above, and further in view of Teng et al. (US Patent No. 4,963,502).

With respect to claims 36 and 39, Omid-Zohoor '072 and Poon '540 teach the method for forming the microelectronic structure as described in claims 35 and 38 above including: in view of Poon '540:

doping the semiconductor substrate (12) with a dopant having a first conductivity type;

and wherein implanting ions in the plurality of isolation trenches (22) in the direction

substantially orthogonal to the plane of the oxide layer (14) further includes:

doping the semiconductor substrate (12) below each isolation trench (22) with

a dopant having a second conductivity type to form a doped trench bottom

(30) that is below and in contact with a respective one isolation trench (22)

of the plurality of isolation trenches. (See Fig. 4).

Thus, Omid-Zohoor and Poon is shown to teach all the features of the claim with the exception of explicitly disclosing the second conductivity type is opposite the first conductivity type.

However, Teng teaches a method for forming a microelectronic structure including:

doping the semiconductor substrate (10) with a dopant having a first conductivity type

(N-well 14);

Art Unit: 2814

and wherein implanting ions in the plurality of isolation structure (20) utilizing a dopant having a second conductivity type (P) opposite the first conductivity type (N) to form a doped isolation structure bottom (21) that is below and in contact with a respective one isolation structure (20) of the plurality of isolation structures. (See Fig. 3).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to dope the semiconductor substrate below each isolation trench of Omid-Zohoor, in view of Poon, with dopant having second conductivity type opposite the first type as taught by Teng form the channel stop region for the same intended purpose.

With respect to claims 37 and 40, in view of Poon, the doped trench bottom (30) has a width, each isolation trench (22) has a width (26), and the width of each doped trench bottom (30) is greater than the width of the respective isolation trench (22).

Response to Arguments

9. Applicant's arguments with respect to amended claims have been considered but are moot in view of the new ground(s) of rejection.

10. Applicant's arguments filed November 14, 2008, with respect to new matter Objection Under 35 U.S.C. 132(a) have been fully considered but they are not persuasive.

Applicant argues that the "original claims 10-13" of the priority application Ser. No. 08/823,609 supports this amendment's matter.

Art Unit: 2814

However, the original claim 12 recited: “a method according to **claim 11**, wherein **said etch** used an etch recipe that etches said first dielectric layer **faster than** said conformal layer and said spacers by a ratio in a range from about 1:1 to about 2:1”.

Regarding “said etch”, the original claim 11 recited: “A method of claim 7, wherein **said upper surface for each said isolation trench** is formed by the steps comprising: **an etch** that form a second upper surface, said second upper surface being situated above said pad oxide layer”.

Regarding “said upper surface”, the original claim 7 recited: “planarizing the conformal layer to form therefrom an upper surface for each **said isolation trench that is co-planar to the other said upper surfaces, ...**”.

The original specification on page 15, beginning at line 11, did not include any etch rate, none.

For the **co-planar upper surface**, the original specification, page 14, discloses:

FIG. 7A illustrates a subsequent step of formation of isolation trench wherein insulator island 22, spacer 28, and isolation film 36 are planarized to a common co-planar first upper surface 38. First upper surface 38 will preferably be formed by a CMP or etchback process. Preferably, planarization will be **selective to isolation film 36**, and selectively slightly selective to insulator island 22, such as by a factor of about one half. A first preferred selectivity of an etch recipe used in the inventive method is in the range of **about 1:1 to about 2:1, selective to isolation film 36 as compared to insulator island 22**. A more preferred selectivity in the range of about 1.3:1 to about 1.7:1. ...

Art Unit: 2814

This Examiner had pointed out the error of the above passage in the prior Office Action. As shown in FIG. 7A, **the etch that forms the planar surface is the etch that removes layer 36, trench fill material**. In this process, the etch rate of the layer 36 **should be and must be** faster than the etch rate of the insulator island 22, because the insulator island 22 is used as etch stop layer and the target of the etch is layer 36. This matter is well known in the art.

Applicant had recognized the error and amended the specification and claims 9-10 and 12-13, accordingly. (See the Amendment to the specification on July 18, 2000).

Currently, the limitations of claim 12 include: wherein etching to form second upper surface comprises etching using an etch recipe that etches **the conformal layer fast than the first dielectric layer** by a ratio in a range of from about 1:1 to about 2:1.

The limitations of claims 12 and 13 are the same as that of claims 9-10, with the exception of additional limitations of claim 11.

However, with the amendment to the specification, Applicant clearly intended to add new matters into the specification, without any support.

Applicant could not point out the support for new matters. The objection is maintained.

Conclusion

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2814

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh D. Mai whose telephone number is (571) 272-1710. The examiner can normally be reached on 8:00AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Application/Control Number: 09/392,034
Art Unit: 2814

Page 42

/Anh D. Mai/
Primary Examiner, Art Unit 2814